

50-A, 8-V to 14-V INPUT, NON-ISOLATED, WIDE-OUTPUT ADJUST, VERTICAL POWER MODULE w/ TurboTrans™ TECHNOLOGY

FEATURES

- 50-A Output Current
- 8-V to 14-V Input Voltage
- Wide-Output Voltage Adjust (0.8 V to 3.6 V)
- Efficiencies up to 95%
- On/Off Inhibit
- Differential Output Sense
- Output Overcurrent Protection (Nonlatching, Auto-Reset)
- Overtemperature Protection
- Start Up Into Output Prebias
- Programmable Undervoltage Lockout (UVLO)
- Safety Agency Approvals: (Pending) UL/IEC/CSA-C22.2 60950-1
- Operating Temperature: –40°C to 85°C

- TurboTrans™Technology
- Designed to meet ultra fast transient requirements up to 300A/µs
- Multi-Phase, Switch-Mode Topology
- AutoTrack™ Sequencing

APPLICATIONS

Advanced Computing and Server Applications



DESCRIPTION

The PTV08T250W is a high-performance 50-A rated, non-isolated, vertical power module which uses a multi-phase switched-mode topology. This provides a small, ready-to-use module that can power the most densely populated multiprocessor systems. The PTV08T250W is produced in a 21-pin, single in-line pin (SIP) package. The SIP footprint minimizes board space, and offers an alternate package option for space conscious applications. The modules use double-sided surface mount construction to provide a compact design.

Operating from an input voltage range of 8 V to 14 V, the PTV08T250W requires a single resistor to set the output voltage to any value over the range, 0.8 V to 3.6 V. The wide input voltage range makes the PTV08T250W suitable for advanced computing and server applications that use a loosely regulated 12-V intermediate distribution bus.

A new feature included in this 2nd generation of PTH and PTV modules is TurboTrans™ technology. TurboTrans allows the transient response of the regulator to be optimized externally, resulting in a reduction of output voltage deviation following a load transient and a reduction in required output capacitance. This feature also offers enhanced stability when used with ultra-low ESR output capacitors.

The PTV08T250W incorporates a comprehensive list of standard features. They include on/off inhibit, a differential remote output voltage sense which ensures tight load regulation, and an output overcurrent and overtemperature shutdown to protect against load faults. A programmable undervoltage lockout allows the turn-on and turn-off voltage thresholds to be customized. AutoTrack™ sequencing is a popular feature which greatly simplifies the simultaneous power-up and power-down of multiple modules in a power system by allowing the outputs to track a common voltage.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


TurboTrans, AutoTrack, TMS320 are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

STANDARD APPLICATION



A. R_{SET} = Required to set the output voltage higher than the minimum value (see the electrical characteristic for values.)

ORDERING INFORMATION

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

			UNIT
	Signal input voltages	Track control (pin 15)	-0.3 V to V _I + 0.3 V
T _A	Operating temperature	range over V _I range	–40°C to 85°C
T _{wave}	Wave solder temperature	Surface temperature of module body or pins (5 seconds)	260°C
T _{stg}	Storage temperature		–55°C to 125°C
	Mechanical shock	Per Mil-STD-883D, Method 2002.3, 1 msec, Sine, mounted	500 G
	Mechanical vibration	Mil-STD-883D, Method 2007.2, 20–2000 Hz	15 G
	Weight		16.6 grams
	Flammability	Meets UL94V-O	



ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C, $V_I = 12$ V, $V_O = 3.3$ V, $C_I = 560$ μ F, $C_O = 660$ F, and $I_O = I_O$ max (unless otherwise stated)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ı	Output ourropt	01/21/2441/	25°	C, Natural Convection	0		50 ⁽¹⁾	٨
l _o	Output current	8 V ≤ V _I ≤ 14 V		60°C, 200 LFM airflow	0		48 ⁽¹⁾	Α
V _I	Input voltage range	Over I _O range			8		14	V
V _O tol	Set-point voltage tolerance						±2 ⁽²⁾	%V _o
ΔReg _{temp}	Temperature variation	-40°C < T _A < 85°C				±0.5		%V _O
ΔReg _{line}	Line regulation	Over V _I range	ver V _I range					mV
∆Reg _{load}	Load regulation	Over I _O range	ver I _O range					mV
ΔReg _{tot}	Total output variation	Includes set-point, lir	ne, load, –40°C ≤ T _A ≤ 85	°C			±3 ⁽²⁾	%V _O
ΔReg _{adj}	Output adjust range				0.8		3.6	V
			R _{SET}	= $2.49 \text{ k}\Omega, V_0 = 3.3 \text{ V}$		95		
			R _{SET}	$= 6.98 \text{ k}\Omega, \text{ V}_{\text{O}} = 2.5 \text{ V}$		93		
		I _O = 35 A	R _{SE}	$E_T = 13.0 \text{ k}\Omega, V_O = 2 \text{ V}$		92		
_	Efficiency		R _{SET}		91		0/	
η			R _{SET}		90		%	
			R _{SET}	= 53.6 kΩ, V _O = 1.2 V		88		
			R _{SET}	$= 113.0 \text{ k}\Omega, V_0 = 1 \text{ V}$		86		
			R _{SET} = 0	pen circuit, V _O = 0.8 V		82		
	V _O ripple (peak-to-peak)	20-MHz bandwidth		All voltages		15		mV _{PF}
I _O trip	Overcurrent threshold	Reset, followed by a	uto-recovery		75	100	115	Α
t _{tr}			w/o TurboTrans	Recovery time		50		μs
ΔV_{tr}			C _O = 660 μF	V _O over/undershoot		130		mV
t _{tr}	Transient response	2.5 A/µs load step	w/o TurboTrans	Recovery time		50		μs
ΔV_{tr}	Transient response	50 to 100% I _O max	C _O = 3300 μF, Type C	V _O over/undershoot		85		mV
t _{trTT}			w/ TurboTrans	Recovery time		50		μs
ΔV_{trTT}			C _O = 3300 μF, Type C	V _O over/undershoot		50		mV
I _{IL} track	Track input current (pin 15)	Pin to GND					-0.13 ⁽³⁾	mA
dV _{track} /dt	Track slew rate capability	$C_O \le C_O(max)$					1	V/ms
UVLO	Undervoltage lockout	Pin 16 open		V _I Increasing		7.5 (4)	7.8	V
UVLU	threshold	i iii io opeii		V _I Decreasing		6.5 ⁽⁴⁾		v
	Inhibit control (pin 16)							
V _{IH}	Input high voltage	Referenced to GND			2.5		Open ⁽⁵⁾	V
V _{IL}	Input low voltage	Referenced to GND			-0.2		0.5	v
l _{IL} inhibit	Input low current	Pin to GND				0.5		mA
l _l inh	Input standby current	Inhibit pin (16) to GN	D			35		mA
f _s	Switching frequency	Over V _I and I _O range	s		900	1050	1200	kHz
Cı	External input capacitance				560 ⁽⁶⁾			μF

Copyright © 2005-2008, Texas Instruments Incorporated

⁽¹⁾ See SOA curves or consult factory for appropriate derating.

⁽²⁾ The set-point voltage tolerance is affected by the tolerance of R_{SET}. The stated limit is unconditionally met if R_{SET} has a tolerance of 1%

with 100 ppm/°C or better temperature stability.

This control pin has an internal pull-up to 5 V. A small, low-leakage (<100 nA) MOSFET or open-drain/collector voltage supervisor IC is recommended to control this pin. For further information, see the related application section.

These are the default voltages. They may be adjusted using the UVLO Prog control input. See the Application Information section for

This control pin has an internal pull-up to 5 V. When left open-circuit the module operates when input power is applied. A small, low-leakage (<100 nA) MOSFET is recommended to control this pin. For further information, see the related application section.

A minimum capacitance of 560-µF is required at the input for proper operation. For best results, 1000 µF is recommended. The capacitance must be rated for a minimum of 300 mArms of ripple current.



ELECTRICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C, $V_I = 12$ V, $V_O = 3.3$ V, $C_I = 560$ μ F, $C_O = 660$ F, and $I_O = I_O$ max (unless otherwise stated)


	PARAMETER		TEST CONDITIONS		MIN	TYP MAX	UNIT
			Capacitance Value	Nonceramic	660 ⁽⁷⁾	14,000 ⁽⁸⁾	E
	w/out TurboTrans		Ceramic		3000	μF	
Co	External output capacitance		Equivalent series resist	ance (non-ceramic)	3 ⁽⁹⁾		mΩ
		w/ TurboTrans	Capacitance Value		see TT chart ⁽¹⁰⁾	14,000 ⁽¹¹⁾	μF
		Capacitance X ESR product (C _O *ESR)				10,000 (12)	mΩ*μF
MTBF	Reliability	Per Bellcore TR-332	50% stress, T _A = 40°C, g	round benigh	2.7		10 ⁶ Hrs

- (7) A minimum value of output capacitance is required for proper operation. Adding additional capacitance at the load further improves transient response. See the Capacitor Application Information section for further guidance.
- (8) This is the calculated maximum. This value includes both ceramic and non-ceramic capacitors. The minimum ESR requirement often results in a lower value. For further information, see the related application section.
- (9) This is the typical ESR for all the electrolytic (nonceramic) output capacitance. Use 5 mΩ as the minimum when using manufacturer's max-ESR values to calculate.
- (10) Minimum capacitance is determined by the transient deviation requirement. A corresponding resistor, R_{TT} is required for proper operation. See the TurboTrans Selection section for guidance in selecting the capacitance and R_{TT} value
- (11) This is the calculated maximum output capacitance. This value includes both ceramic and non-ceramic capacitors.
- (12) When calculating the Capacitance X ESR product use the capacitance and ESR values of a single capacitor. For an output capacitor bank of several capacitor types and values, calculate the C*ESR product using the values of the capacitor that makes up the majority of the capacitance.



DEVICE INFORMATION

PTV08T250W (Top View)




TERMINAL FUNCTIONS

Т	ERMINAL	DECORIDATION
NAME	NO.	DESCRIPTION
GND	4, 5, 11, 12, 18, 19	This is the common ground connection for the V_I and V_O power connections. It is also the 0 V_{dc} reference for the control inputs.
V_{I}	6, 7, 13, 14, 20, 21	The positive input voltage power node to the module, which is referenced to common GND.
Vo	3, 10, 17	The regulated positive power output with respect to GND.
Inhibit / UVLO	16	The Inhibit pin is an open-collector/drain negative logic input that is referenced to GND. Applying a low-level ground signal to this input disables the module's output and turns off the output voltage. When the Inhibit control is active, the input current drawn by the regulator is significantly reduced. If the Inhibit pin is left open-circuit, the module produces an output whenever the input voltage is above the UVLO threshold. This pin is also used for input undervoltage lockout (UVLO) programming. Connecting a resistor from this pin to signal ground allows the <i>ON</i> threshold of the UVLO to be adjusted higher than the default value. The hysterisis can also be independently reduced by connecting a second resistor from this pin to V _I . For further information, see the Application Information section.
V _O Adjust	8	A 1%, 0.05-W resistor must be connected between this pin and GND to set the output voltage higher than the minimum value. The set-point range for the output voltage is from 0.8 V to 3.6 V. The resistor required for a given output voltage may be calculated from the following formula. If left open circuit, the module output defaults to its lowest output voltage value. For further information on the adjustment and/or trimming of the output voltage, see the related Application Information section.
		$R_{SET} = 30.1 \times \frac{0.8}{(V_0 - 0.8)} - 7.135 \text{ k}\Omega$
		The specification table gives the preferred resistor values for a number of standard output voltages.
+Sense	1	The sense inputs allow the regulation circuit to compensate for voltage drop between the module and the load. For optimal voltage accuracy, +Sense should be connected to V_0 . If it is left open, a low-value internal resistor ensures that the output remains in regulation.
-Sense	2	For optimal voltage accuracy, –Sense should be connected to the ground return at the load. If it is left open, a low-value internal resistor ensures that the output remains in regulation.
Track	15	This is an analog control input that allows the output voltage to follow another voltage during power up and power down sequences. The pin is active from 0 V, up to the nominal set-point voltage. Within this range, the module output follows the voltage at the Track pin on a volt-for-volt basis. When the control voltage is raised above this range, the module regulates at its nominal output voltage. If unused, this input should be connected to V_I for a faster power up. For further information, see the related Application Information section.
TurboTrans	9	This input pin adjusts the transient response of the regulator. For a given value of output capacitance, a reduction in peak output voltage deviation and increased system stability is achieved by placing a resistor between this pin and +Sense. A 1%, 0.05-W resistor must be connected between this pin and +Sense to activate the TurboTrans feature. Suggested placement of this resistor is within 1 cm from pin 9. The resistor value required can be selected from the TurboTrans resistor table. If unused, this input pin should be left open-circuit. For further information, see the related Application Information section.

Copyright © 2005–2008, Texas Instruments Incorporated




TYPICAL CHARACTERISTICS (V_I = 12 V)⁽¹⁾⁽²⁾



- (1) The electrical characteristic data has been developed from actual products tested at 25C. This data is considered typical for the converter. Applies to Figure 1 and Figure 2.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4-in. x 4-in., double-sided, 4-layer PCB with 1-oz. copper. See the mechanical specification for more information. Applies to Figure 3 and Figure 4.



TYPICAL CHARACTERISTICS (V_I = 8 V)⁽¹⁾⁽²⁾



- (1) The electrical characteristic data has been developed from actual products tested at 25C. This data is considered typical for the converter. Applies to Figure 5 and Figure 6.
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4-in. x 4-in., double-sided, 4-layer PCB with 1-oz. copper. See the mechanical specification for more information. Applies to Figure 7 and Figure 8.



CAPACITOR APPLICATION INFORMATION

CAPACITOR RECOMMENDATIONS FOR THE PTV08T250W POWER MODULE

The PTV08T250W is a state-of-the-art multi-phase power converter topology that uses three parallel switching and filter inductor paths between the common input and output filter capacitors. The three paths share the load current, operate at the same frequency, and are evenly displaced in phase.

With multiple switching paths the transient output current capability is significantly increased. This reduces the amount of external output capacitance required to support a load transient. As a further benefit, the ripple current, as seen by the input and output capacitors, is reduced in magnitude and effectively tripled in frequency.

Input Capacitor (Required)

The improved transient response of a multi-phase converter places increased burden on the transient capability of the input power source. The size and value of the input capacitor is therefore determined by the converter's transient performance capability. The minimum amount of required input capacitance is 560 μ F, with an RMS ripple current rating of 400 mA. This minimum value assumes that the converter is supplied with a responsive, low inductance input source. This source should have ample capacitive decoupling, and be distributed to the converter via PCB power and ground planes.

For high-performance applications, or wherever the input source performance is degraded, 1000 μ F of input capacitance is recommended. The additional input capacitance above the minimum level insures an optimized performance.

Ripple current (rms) rating, less than $100~\text{m}\Omega$ of equivalent series resistance (ESR), and temperature are the main considerations when selecting input capacitors. The ripple current reflected from the input of the PTV08T250W module is moderate to low. Therefore, any good quality, computer-grade electrolytic capacitor has an adequate ripple current rating.

Regular tantalum capacitors are not recommended for the input bus. These capacitors require a recommended minimum voltage rating of $2 \times (\text{maximum dc voltage + ac ripple})$. This is standard practice to ensure reliability. No tantalum capacitors were found with a sufficient voltage rating to meet this requirement. When the operating temperature is below 0°C, the ESR of aluminum electrolytic capacitors increases. For these applications, Os-Con, poly-aluminum, and polymer-tantalum types should be considered. Adding one or two ceramic capacitors (2.2 μ F to 22 μ F) to the input attenuates high-frequency reflected ripple current.

TurboTrans Output Capacitor

The PTV08T250W requires a minimum output capacitance of 660 μ F. The required capacitance above 660 μ F is determined by actual transient deviation requirements.

TurboTrans allows the designer to optimize the capacitance load according to the system transient design requirement. High quality, ultra-low ESR capacitors are required to maximize TurboTrans effectiveness. Capacitors with a capacitance (μ F) X ESR ($m\Omega$) product of $\leq 10,000 m\Omega \times \mu$ F are required.

Working Example:

A bank of 6 identical capacitors, each with a capacitance of $680\mu F$ and $5m\Omega ESR$, has a C×ESR product of $3400\mu F \times m\Omega$ ($680\mu F \times 5m\Omega$).

Using TurboTrans in conjunction with the high quality capacitors (capacitance (μF) × ESR ($m\Omega$)) reduces the overall capacitance requirement while meeting the minimum transient amplitude level.

Table 1 includes a preferred list of capacitors by type and vendor. See the Output Bus / TurboTrans column.

Note: See the TurboTrans Technology Application Notes within this document for selection of specific capacitance.

Non-TurboTrans Output Capacitor

The PTV08T250W requires a minimum output capacitance of $660\mu F$. Non-TurboTrans applications must observe minimum output capacitance ESR limits.

A combination of $200\mu F$ of ceramic capacitors plus low ESR ($15m\Omega$ to $30m\Omega$) Os-Con electrolytic/tantalum type capacitors can be used. When using Polymer tantalum types, tantalum type, or Oscon types only, the capacitor

www.ti.com

ESR bank limit is $3m\Omega$ to $5m\Omega$. (Note: no ceramic capacitors are required). This is necessary for the stable operation of the regulator. Additional capacitance can be added to improve the module's performance to load transients. High quality computer-grade electrolytic capacitors are recommended. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range, 2 kHz to 150 kHz, and are suitable when ambient temperatures are above -20°C. For operation below -20°C, tantalum, ceramic, or Os-Con type capacitors are necessary.

When using a combination of one or more non-ceramic capacitors, the calculated equivalent ESR should be no lower than $2m\Omega$ ($4m\Omega$ when calculating using the manufacturer's maximum ESR values). A list of preferred low-ESR type capacitors, are identified in Table 1.

Ceramic Capacitors

Above 150 kHz the performance of aluminum electrolytic capacitors is less effective. Multilayer ceramic capacitors have very low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

When used on the output their combined ESR is not critical as long as the total value of ceramic capacitors, with values between 10 μ F and 100 μ F, does not exceed 3000 μ F (non-TurboTrans). In TurboTrans applications, when ceramic capacitors are used on the output bus, total capacitance including bulk and ceramic types is not to exceed 14,000 μ F.

Tantalum, Polymer-Tantalum Capacitors

Tantalum type capacitors are only used on the output bus, and are recommended for applications where the ambient operating temperature is less than 0°C. The AVX TPS series and Kemet capacitor series are suggested over many other tantalum types due to their higher rated surge, power dissipation, and ripple current capability. As a caution, many general-purpose tantalum capacitors have higher ESR, reduced power dissipation, and lower ripple current capability. These capacitors are also less reliable due to their reduced power dissipation and surge current ratings. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

Capacitor Table

Table 1 identifies the characteristics of capacitors from a number of vendors with acceptable ESR and ripple current (rms) ratings. The recommended number of capacitors required at both the input and output buses is identified for each capacitor type.

This is not an extensive capacitor list. Capacitors from other vendors are available with comparable specifications. Those listed are for guidance. The RMS ripple current rating and ESR (at 100 kHz) are critical parameters necessary to ensure both optimum regulator performance and long capacitor life.

Designing for Fast Load Transients

The transient response of the dc/dc converter has been characterized using a load transient with a di/dt of 2.5A/µs. The typical voltage deviation for this load transient is given in the Electrical Characteristics table using the minimum required value of output capacitance. As the di/dt of a transient is increased, the response of a converter's regulation circuit ultimately depends on its output capacitor decoupling network. This is an inherent limitation with any dc/dc converter once the speed of the transient exceeds its bandwidth capability.

If the target application specifies a higher di/dt or lower voltage deviation, the requirement can only be met with additional low ESR ceramic capacitor decoupling. Generally, with 50% load steps at > $100A/\mu s$, adding multiple $10\mu F$ ceramic capacitors, 3225 case size, plus $10\times1\mu F$, including numerous high frequency ceramics ($\leq 0.1\mu F$) are all that is required to soften the transient higher frequency edges. Special attention is essential with regards to location, types, and position of higher frequency ceramic and lower ESR bulk capacitors. DSP, FPGA and ASIC vendors identify types, location and capacitance required for optimum performance of the high frequency devices. The details regarding the PCB layout and capacitor/component placement are important at these high frequencies. Low impedance buses and unbroken PCB copper planes with components located as close to the high frequency processor are essential for optimizing transient performance. In many instances additional capacitors may be required to insure and minimize transient aberrations.

Copyright © 2005–2008, Texas Instruments Incorporated



Table 1. Input/Output Capacitors (1)

		Сара	acitor Ch	aracteristics	<u> </u>	Quantity			
			M	Max			Outpu	t Bus	
Capacitor Vendor, Type Series (Style)	Working Voltage	Value (µF)	Max. ESR at 100 kHz	Ripple Current at 85°C (Irms)	Physical Size (mm)	Input Bus	No TurboTrans	TurboTrans (Cap Type) ⁽²⁾	Vendor Part No.
Panasonic	25 V	1000	0.043Ω	>1690 mA	16 × 15	1	≥ 2 ⁽³⁾	N/R (4)	EEUFC1E102S
FC (Radial)	25 V	1800	0.029Ω	2205 mA	16 × 20	1	≥ 1 ⁽³⁾	N/R (4)	EEUFC1E182
FC(SMD)	25 V	2200	0.028Ω	>2490 mA	18 × 21,5	1	≥ 1 ⁽³⁾	N/R (4)	EEVFC1E222N
FK(SMD)	25 V	1000	0.060Ω	1100 mA	12,5×13,5	1	≥ 2 ⁽⁵⁾	N/R (4)	EEVFK1V102Q
United Chemi-Con									
PTB(SMD) Poly-Tant	6.3 V	330	0.025Ω	2600 mA	7,3x4,3x2.8	N/R (6)	2 ~ 4 ⁽³⁾	C ≥ 2 ⁽²⁾	4PTB337MD6TER
LXZ, Aluminum (Radial)	25 V	680	0.068Ω	1050 mA	10 × 16	1	1 ~ 3 ⁽³⁾	N/R (4)	LXZ25VB681M10X20LL
PS, Poly-Alum(Radial)	16 V	330	0.014Ω	5060 mA	10 × 12,5	2	2 ~ 3	B ≥ 2 ⁽²⁾	16PS330MJ12
PXA, Poly-Alum (SMD)	16 V	330	0.014Ω	5050 mA	10 × 12,2	2	2 ~ 3	B ≥ 2 ⁽²⁾	PXA16VC331MJ12TP
PS, Poly-Alum (Radial)	6.3 V	680	0.010Ω	5500 mA	10 × 12,5	N/R (6)	1 ~ 2	C ≥ 1 ⁽²⁾	6PS680MJ12
PXA, Poly-Alum (Radial)	6.3 V	680	0.010Ω	5500 mA	10 × 12,2	N/R (6)	1 ~ 2	C ≥ 1 ⁽²⁾	PXA6.3VC681MJ12TP
Nichicon, Aluminum	25 V	560	0.060Ω	1060 mA	12,5 × 15	1	≥ 2 ⁽³⁾	N/R (4)	UPM1E561MHH6
HD (Radial)	25 V	680	0.038Ω	1430 mA	10 × 16	1	≥ 2 ⁽³⁾	N/R (4)	UHD1C681MHR
PM (Radial)	35 V	560	0.048Ω	1360 mA	16 × 15	1	≥ 2 ⁽³⁾	N/R (4)	UPM1V561MHH6
Panasonic, Poly-Aluminum	2.0 V	390	0.005Ω	4000 mA	7,3×4,3×4,2	N/R (6)	N/R (6)	B ≥ 2 ⁽²⁾	EEFSE0J391R (V _O ≤ 1.6V) ⁽⁷⁾
Sanyo									
TPE, Poscap (SMD)	4 V	680	0.015Ω	3900 mA	$7,3 \times 4,3$	N/R (6)	1 ~ 3	C ≥ 1 ⁽²⁾	4TPE680MF (V _O ≤ 2.8V) ⁽⁷⁾
TPE Poscap(SMD)	2.5 V	470	0.007Ω	4400 mA	$7,3 \times 4,3$	N/R (6)	1 ~ 2	B ≥ 2 ⁽²⁾	$2R5TPE470M7 (V_0 \le 1.8V)^{(7)}$
TPD Poscap (SMD)	2.5 V	1000	0.005Ω	6100 mA	$7,3 \times 4,3$	N/R (6)	1	B ≥ 1 ⁽²⁾	2R5TPD1000M5(V _O ≤1.8V) ⁽⁷⁾
SA, Os-Con (Radial)	16 V	1000	0.015Ω	>9700 mA	16 × 26	1	1 ~ 3	N/R (4)	16SA1000M
SP Oscon (Radial)	10 V	470	0.015	>4500 mA	10 × 11,5	N/R (6)	1 ~ 3	C ≥ 2 ⁽²⁾	10SP470M
SEPC, Os-Con (Radial)	16 V	330	0.016Ω	>4700 mA	10 × 12,7	2	2 ~ 3	B ≥ 2 ⁽²⁾	16SVP330M
SVPA, Os-Con (SMD)	6.3 V	820	0.012Ω	4700 mA	8 × 11,9	N/R (6)	1 ~ 2 ⁽³⁾	$C \ge 1^{(2)(3)}$	6SVPC820M
AVX, Tantalum, Series III TPM Multianode	6.3 V 6.3 V	680 470	0.035Ω 0.018Ω	>2400 mA >3800 mA	7,3×4,3×4,1 7,3×4,3×4,1	N/R ⁽⁶⁾ N/R ⁽⁶⁾	2 ~ 7 ⁽³⁾ 2 ~ 3 ⁽³⁾	$N/R^{(4)}$ $C \ge 2^{(2)(3)}$	TPSE477M010R0045 TPME687M006#0018
TPS Series III (SMD)	4 V	1000	0.035Ω	2405	7,3×6,1x3.5	N/R (6)	2 ~ 7 ⁽³⁾	N/R (4)	TPSV108K004R0035(V _O ≤2.2V) ⁽⁷⁾
Kemet, Poly-Tantalum	6.3 V	470	0.040Ω	2000 mA	7,3×4,3×4	N/R (6)	2 ~ 7 ⁽³⁾	N/R (4)	T520X337M010AS
T520 (SMD)	6.3 V	330	0.015Ω	>3800 mA	7,3×4,3×4	N/R (6)	2 ~ 3	B ≥ 2 ⁽²⁾	T530X337M010AS
T530 (SMD)	4 V	680	0.005Ω	7300 mA	7,3×4,3×4	N/R (6)	1	B ≥ 1 ⁽²⁾	T530X687M004ASE005 (V _O ≤ 3.5V) ⁽⁷⁾
T530 (SMD)	2.5 V	1000	0.005Ω	7300 mA	7,3×4,3×4	N/R ⁽⁶⁾	1	B ≥ 1 ⁽²⁾	T530X108M2R5ASE005 $(V_0 \le 2.0V)^{(7)}$

(1) Capacitor Supplier Verification

Please verify availability of capacitors identified in this table. Capacitor suppliers may recommend alternative part numbers because of limited availability or obsolete products. In some instances, the capacitor product life cycle may be in decline and have short-term consideration for obsolescence.

RoHS, Lead-free and Material Details

See the capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements. Component designators or part number deviations can occur when material composition or soldering requirements are updated.

- (2) Required capacitors with TurboTrans. See the TransTrans Application information for Capacitor Selection Capacitor Type Groups by ESR (Equivalent Series Resistance):
 - a. Type A = $(100 < \text{capacitance} \times \text{ESR} \le 1000)$
 - b. Type B = $(1,000 < \text{capacitance} \times \text{ESR} \le 5,000)$
 - c. Type C = $(5,001 < \text{capacitance} \times \text{ESR} \le 10,000)$
- (3) Total bulk nonceramic capacitors on the output bus with ESR of $\geq 15 \text{m}\Omega$ to $\leq 30 \text{m}\Omega$ requires an additional $\geq 200 \ \mu\text{F}$ of ceramic capacitor.
- (4) Aluminum Electrolytic capacitor not recommended for the TurboTrans due to higher ESR × capacitance products. Aluminum and higher ESR capacitors can be used in conjunction with lower ESR capacitance.
- (5) Output bulk capacitor's maximum ESR is ≥ 30 mΩ. Additional ceramic capacitance of ≥ 200 μF is required.
- (6) N/R Not recommended. The voltage rating does not meet the minimum operating limits.
- (7) The voltage rating of this capacitor only allows it to be used for output voltage that is equal to or less than 80% of the working voltage.



Table 1. Input/Output Capacitors (continued)

		Сара	acitor Ch	aracteristics	i	Quantity			
Capacitor Vendor,			Max.	Max			Outpu	t Bus	
Type Series (Style)	Working Voltage	Value (µF)	ESR at 100 kHz	Ripple Current at 85°C (Irms)	Physical Size (mm)	Input Bus	No TurboTrans	TurboTrans (Cap Type) ⁽²⁾	Vendor Part No.
Vishay-Sprague									
594D, Tantalum (SMD)	6.3 V	1000	0.030Ω	2890 mA	7,2×5,7×4,1	N/R (8)	1 ~ 6	N/R (9)	594D108X06R3R2TR2T
94SA, Os-con (Radial)	16 V	1000	0.015Ω	9740 mA	16 × 25	1	1 ~ 3	N/R (9)	94SA108X0016HBP
94SVP Os-Con(SMD)	16 V	330	0.017Ω	>4500 mA	10 × 12,7	2	2 ~ 3	C ≥ 1 ⁽¹⁰⁾	94SVP827X06R3F12
Kemet, Ceramic	16 V	10	0.002Ω	_	3225	1	≥ 1 ⁽¹¹⁾	A ⁽¹⁰⁾	C1210C106M4PAC
X5R (SMD)	6.3 V	47	0.002Ω			N/R (8)	≥ 1 ⁽¹¹⁾	A ⁽¹⁰⁾	C1210C476K9PAC
Murata, Ceramic	6.3 V	100	0.002Ω	_	3225	N/R (8)	≥ 1 ⁽¹¹⁾	A ⁽¹⁰⁾	GRM32ER60J107M
X5R (SMD)	6.3 V	47				N/R (8)	≥ 1 ⁽¹¹⁾	A ⁽¹⁰⁾	GRM32ER60J476M
	25 V	22				1	≥ 1 ⁽¹¹⁾	A ⁽¹⁰⁾	GRM32ER61E226K
	16 V	10				1	≥ 1 ⁽¹¹⁾	A ⁽¹⁰⁾	GRM32DR61C106K
TDK, Ceramic	6.3 V	100	0.002Ω	_	3225	N/R (8)	≥ 1 ⁽¹¹⁾	A ⁽¹⁰⁾	C3225X5R0J107MT
X5R (SMD)	6.3 V	47				N/R (8)	≥ 1 ⁽¹¹⁾	A ⁽¹⁰⁾	C3225X5R0J476MT
	16 V	10				1	≥ 1 ⁽¹¹⁾	A ⁽¹⁰⁾	C3225X5R1C106MT0
	16 V	22				1	≥ 1 ⁽¹¹⁾	A ⁽¹⁰⁾	C3225X5R1C226MT

- N/R Not recommended. The voltage rating does not meet the minimum operating limits.
- Aluminum Electrolytic capacitor not recommended for the TurboTrans due to higher ESR x capacitance products. Aluminum and higher ESR capacitors can be used in conjunction with lower ESR capacitance.
- (10) Required capacitors with TurboTrans. See the TransTrans Application information for Capacitor Selection Capacitor Type Groups by ESR (Equivalent Series Resistance):

 - a. Type A = $(100 < \text{capacitance} \times \text{ESR} \le 1000)$ b. Type B = $(1,000 < \text{capacitance} \times \text{ESR} \le 5,000)$
 - c. Type C = $(5,001 < \text{capacitance} \times \text{ESR} \le 10,000)$
- (11) Maximum ceramic capacitance on the output bus is ≤ 3000 μF. Any combination of the ceramic capacitor values is limited to 3000 μF for non-TurboTrans applications. The total capacitance is limited to 14,000 μF which includes all ceramic and non-ceramic types.

Copyright © 2005–2008, Texas Instruments Incorporated



TurboTrans™ Technology

TurboTrans technology is a feature introduced in the T2 generation of the PTH/PTV family of power modules. TurboTrans optimizes the transient response of the regulator with added external capacitance using a single external resistor. The benefits of this technology include: reduced output capacitance, minimized output voltage deviation following a load transient, and enhanced stability when using ultra-low ESR output capacitors. The amount of output capacitance required to meet a target output voltage deviation is reduced with TurboTrans activated. Likewise, for a given amount of output capacitance, with TurboTrans engaged, the amplitude of the voltage deviation following a load transient is reduced. Applications requiring tight transient voltage tolerances and minimized capacitor footprint area benefit from this technology.

TurboTrans™ Selection

Using TurboTrans requires connecting a resistor, R_{TT} , between the +Sense pin (pin 1) and the TurboTrans pin (pin 9). The value of the resistor directly corresponds to the amount of output capacitance added. All T2 products require a minimum value of output capacitance whether or not TurboTrans is used. For the PTV08T250W, the minimum required capacitance is 660 μ F. When using TurboTrans, capacitors with a capacitance X ESR product below $10,000\mu\text{Fxm}\Omega$ are required. (Multiply the capacitance (in μ F) by the ESR (in $m\Omega$) to determine the capacitance X ESR product.) See the Capacitor Selection section of the data sheet for a variety of capacitors that meet this criteria.

Figure 9 through Figure 14 show the amount of output capacitance required to meet a desired transient voltage deviation with and without TurboTrans for several capacitor types; TypeA (e.g.ceramic), TypeB (e.g.polymer-tantalum), and TypeC (e.g.OS-CON). To calculate the proper value of R_{TT} , first determine the required transient voltage deviation limits and magnitude of the transient load step. Next, determine the type of output capacitors to be used. (If more than one type of output capacitor is used, select the capacitor type that makes up the majority of the total output capacitance.) Knowing this information, use the chart in Figure 9, through Figure 14, that corresponds to the capacitor type selected. To use the chart, begin by dividing the maximum voltage deviation limit (in mV) by the magnitude of the load step (in Amps). This gives a mV/A value. Find this value on the Y-axis of the appropriate chart. Read across the graph to the *With TurboTrans* plot. From this point, read down to the X-axis which lists the minimum required capacitance, $C_{\rm O}$, to meet the transient voltage deviation. The required $R_{\rm TT}$ resistor value can then be calculated using Equation 1 or selected from the TurboTrans table. The TurboTrans tables include both the required output capacitance and the corresponding $R_{\rm TT}$ values to meet several values of transient voltage deviation for 25% (12.5 A), 50% (25 A), and 75% (37.5 A) output load steps.

The chart can also be used to determine the achievable transient voltage deviation for a given amount of output capacitance. Selecting the amount of output capacitance along the X-axis, reading up to the *With TurboTrans* curve, and then over to the Y-axis, gives the transient voltage deviation limit for that value of output capacitance. The required R_{TT} resistor value can be calculated using Equation 1 or selected from the TurboTrans table.

As an example, look at a 12-V input application requiring a 75 mV deviation during a 25 A, 50% load transient. A majority of $330\mu F$, $10m\Omega$ (C X ESR=3300 μF xm Ω) output capacitors are used. Use the 12 V, Type B capacitor chart, Figure 11. Dividing 75mV by 25A gives 3mV/A transient voltage deviation per amp of transient load step. Select 3 mV/A on the Y-axis and read across to the *With TurboTrans* plot. Following this point down to the X-axis gives us a minimum required output capacitance of approximately 2000 μF . The required R_{TT} resistor value for 2000 μF can then be calculated or selected from Table 3. The required R_{TT} resistor is approximately 7.5k Ω .

To see the benefit of TurboTrans, follow the 3 mV/A marking across to the *Without TurboTrans* plot. Following that point down shows that a minimum of $5800~\mu\text{F}$ of output capacitance is required to meet the same deviation limit. This is the benefit of TurboTrans. A typical TurboTrans application schematic and TurboTrans waveforms are shown in Figure 15 and Figure 16.






Figure 9. Cap Type A, 100 \leq C(µF)xESR(m\Omega) \leq 1000, (e.g. Ceramic)




Figure 10. Cap Type A, $100 \le C(\mu F)ESR(m\Omega) \le 1000$, (e.g. Ceramic)

Table 2. Type A TurboTrans Co Values & Required RTT Selection Table

Transien	t Voltage Devia	ation (mV)	12 V Inp	out	8 V Input		
25% load step (12.5 A)	50% load step (25 A)	75% load step (37.5 A)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	
100	200	300	700	499 k	950	66.5 k	
90	180	270	820	130 k	1100	42.2 k	
80	160	240	960	63.4 k	1250	27.4 k	
70	140	210	1200	34.8 k	1500	17.4 k	
60	120	180	1450	19.6 k	1800	10.5 k	
50	100	150	1850	9.76 k	2300	4.99 k	
40	80	120	2600	3.32 k	3100	866	
35	70	105	3100	845	3800	0	
30	60	90	6400	0	7700	0	

R_{TT} Resistor Selection

The TurboTrans resistor value, R_{TT} can be determined from the TurboTrans programming equation, see Equation 1:

$$R_{TT} = 40 \times \frac{1 - (C_O / 3300)}{5 \times (C_O / 3300) - 1} k\Omega$$
(1)

Where C_O is the total output capacitance in μF . C_O values greater than or equal to 3300 μF require R_{TT} to be a short, 0Ω . (R_{TT} results in a negative value when $C_O > 3300~\mu F$.)






Table 3. Type B TurboTrans Co Values & Required RTT Selection Table

Transien	t Voltage Devia	ation (mV)	12 V Inp	out	8 V Input		
25% load step (12.5 A)	50% load step (25 A)	75% load step (37.5 A)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	C _O Minimum Required Output Capacitance (μF)	R _{TT} Required TurboTrans Resistor (Ω)	
90	180	270	660	open	660	open	
80	160	240	660	open	820	133 k	
70	140	210	660	open	1000	56.2	
60	120	180	880	95.3 k	1250	28.0 k	
50	100	150	1200	30.9 k	1650	13.7 k	
40	80	120	1800	10.5 k	2300	5.11 k	
35	70	105	2300	4.99 k	2800	1.96 k	
30	60	90	3050	909	3900	0	
25	50	75	6900	0	9900	0	

R_{TT} Resistor Selection

The TurboTrans resistor value, R_{TT} can be determined from the TurboTrans programming equation, see Equation 2:

$$R_{TT} = 40 \times \frac{1 - (C_O / 3300)}{5 \times (C_O / 3300) - 1} k\Omega$$
 (2)

Where C_O is the total output capacitance in μF . C_O values greater than or equal to 3300 μF require R_{TT} to be a short, 0Ω . (R_{TT} results in a negative value when $C_O > 3300~\mu F$.)






Figure 13. Cap Type C, $5000 \le C(\mu F)xESR(m\Omega) \le 10,000$, (e.g. Os-Con)




Figure 14. Cap Type C, $5000 \le C(\mu F)xESR(m\Omega) \le 10,000$, (e.g. Os-Con)

Table 4. Type C TurboTrans Co Values & Required RTT Selection Table

Transien	t Voltage Devia	ation (mV)	12 V Inp	out	8 V Input		
25% load step (12.5 A)	50% load step (25 A)	75% load step (37.5 A)	C _O Minimum Required Output Capacitance (μF)	m Required Required Minimum Required Capacitance TurboTrans Output Capacitance		R _{TT} Required TurboTrans Resistor (Ω)	
80	160	240	660	open	750	232 k	
70	140	210	660	open	950	64.9 k	
60	120	180	750	226 k	1200	31.6 k	
50	100	150	1000	54.9 k	1600	14.7 k	
40	80	120	1450	18.7 k	2300	4.87 k	
35	70	105	1800	10.5 k	2800	1.87 k	
30	60	90	2350	4.53 k	3900	0	
25	50	75	3200	316	10800	0	

R_{TT} Resistor Selection

The TurboTrans resistor value, R_{TT} can be determined from the TurboTrans programming equation, see Equation 3:

$$R_{TT} = 40 \times \frac{1 - (C_O / 3300)}{5 \times (C_O / 3300) - 1} k\Omega$$
(3)

Where C_O is the total output capacitance in μF . C_O values greater than or equal to 3300 μF require R_{TT} to be a short, 0Ω . (R_{TT} results in a negative value when $C_O > 3300~\mu F$.)






Figure 15. Typical TurboTrans Application Schematic




Figure 16. Typical TurboTrans Waveforms



ADJUSTING THE OUTPUT VOLTAGE OF THE PTV08T250W WIDE-OUTPUT ADJUST POWER MODULE

The V_O Adjust control (pin 8) sets the output voltage of the PTV08T250W product. The adjustment range is from 0.8 V to 3.6 V. The adjustment method requires the addition of a single external resistor, R_{SET} , that must be connected directly between the V_O Adjust and GND pins. Table 5 gives the preferred value of the external resistor for a number of standard voltages, along with the actual output voltage that this resistance value provides.

For other output voltages, the value of the required resistor can either be calculated using Equation 4, or by selecting from the range of values given in Table 6. Figure 17 shows the placement of the required resistor.

$$R_{SET} = 30.1 \text{ x} \frac{0.8}{(V_O - 0.8)} - 7.135 \text{ k}\Omega$$
 (4)

Table 5. Standard Values of R_{SET} for Common Output Voltages

	PTV08T250W					
V _O (Required)	R _{SET}	V _O (Actual)				
3.3 V	2.49 kΩ	3.303 V				
2.5 V	6.98 kΩ	2.5 V				
2.0 V	13.0 kΩ	1.997 V				
1.8 V	16.9 kΩ	1.796 V				
1.5 V	27.4 kΩ	1.498 V				
1.2 V	53.6 kΩ	1.202 V				
1.0 V	113 kΩ	1 V				
0.8 V	Open	0.8 V				




Figure 17. Vo Adjust Resistor Placement

- A 0.05-W rated resistor may be used. The tolerance should be 1%, and the temperature stability, 100 ppm/°C (or better). Place the resistor as close to the regulator as possible. Connect the resistor directly between pin 8 and nearest GND pin (pin 11) using dedicated PCB traces.
- Never connect capacitors from V_O Adjust to either GND or V_O. Any capacitance added to the V_O Adjust pin affects the stability of the regulator.

Copyright © 2005–2008, Texas Instruments Incorporated



Table 6. Output Voltage Set-Point Resistor Values

V _O (V)	R _{SET} (kΩ)	V _O (V)	R _{SET} (kΩ)	V _O (V)	R _{SET} (kΩ)
0.8	Open	1.375	34.8	2.4	7.87
0.825	953	1.4	33.2	2.45	7.50
0.85	475	1.425	31.6	2.5	6.98
0.875	316	1.45	30.1	2.55	6.65
0.9	232	1.475	28.7	2.6	6.19
0.925	187	1.5	27.4	2.65	5.90
0.95	154	1.55	24.9	2.7	5.49
0.975	130	1.6	22.6	2.75	5.23
1	113	1.65	21.0	2.8	4.87
1.025	100	1.7	19.6	2.85	4.64
1.05	88.7	1.75	18.2	2.9	4.32
1.075	80.6	1.8	16.9	2.95	4.02
1.1	73.2	1.85	15.8	3	3.83
1.125	66.5	1.9	14.7	3.05	3.57
1.15	61.9	1.95	13.7	3.1	3.32
1.175	57.6	2	13.0	3.15	3.09
1.2	53.6	2.05	12.1	3.2	2.87
1.225	49.9	2.1	11.3	3.25	2.67
1.25	46.4	2.15	10.7	3.3	2.49
1.275	43.2	2.2	10.0	3.35	2.32
1.3	41.2	2.25	9.53	3.4	2.10
1.325	38.3	2.3	8.87	3.5	1.78
1.35	36.5	2.35	8.45	3.6	1.47



ADJUSTING THE UNDERVOLTAGE LOCKOUT (UVLO) OF THE PTV08T250W POWER MODULES

The PTV08T250W power modules incorporate an input undervoltage lockout (UVLO). The UVLO feature prevents the operation of the module until there is sufficient input voltage to produce a valid output voltage. This enables the module to provide a clean, monotonic powerup for the load circuit, and also limits the magnitude of current drawn from the regulator's input source during the power-up sequence.

The UVLO characteristic is defined by the ON threshold (V_{THD}) and hysterisis (V_{HYS}) voltages. Below the *ON* threshold, the Inhibit control is overridden, and the module does not produce an output. The hysterisis voltage is the difference between the *ON* and *OFF* threshold voltages. It ensures a clean power-up, even when the input voltage is rising slowly. The hysterisis prevents start-up oscillations, which can occur if the input voltage droops slightly when the module begins drawing current from the input source.

UVLO Adjustment

The UVLO feature of the PTV08T250W module allows for limited adjustment of both the on threshold and hysterisis voltages. The adjustment is made via the *UVLO Prog* control pin. When the UVLO Prog pin is left open circuit, the *ON* threshold and hysterisis voltages are internally set to their default values. The *ON* threshold has a nominal voltage of 7.5 V, and the hysterisis 1 V. This ensures that the module produces a regulated output when the minimum input voltage is applied (see specifications). The combination correlates to an *OFF* threshold of approximately 6.5 V. The adjustments are limited. The *ON* threshold can only be adjusted higher, and the hysterisis voltage can only be reduced in magnitude.

The *ON* threshold might need to be raised if the module is powered from a tightly regulated 12-V bus. This prevents it from operating if the input bus fails to completely rise to its specified regulation voltage. The hysterisis should not be changed unless absolutely necessary. The hysterisis ensures that the module exhibits a clean startup. Therefore, adjustment of the hysterisis should only be considered if there is a system requirement to specifically set the off threshold voltage (in addition to the on threshold). Depending on the load regulation of the input source, the hysterisis should not be adjusted below 0.5 V without careful consideration.

Adjustment Method

The resistors, R_{THD} and R_{HYS} (see Figure 18), provide the adjustment of the on-threshold and hysterisis voltages. R_{THD} connects between the UVLO Prog control pin and GND, and R_{HYS} is connected between the UVLO Prog and V_I . R_{THD} alone is used to adjust the on-threshold voltage **higher**. However, to adjust the hystersis to a **lower** value requires **both** the R_{HYS} and R_{THD} resistors to be placed in the circuit.

The recommended adjustment method requires that any change to the hysterisis be determined first. If the hysterisis is changed, then a value for R_{THD} **must** also be calculated. This is irrespective of whether a change is required to the value of V_{THD} . If there is no change to V_{HYS} , then a resistor should not be placed in the R_{HYS} location. R_{HYS} should then be assigned an infinite value for calculating the value of R_{THD} .




Figure 18. UVLO Program Resistor Placement

Copyright © 2005–2008, Texas Instruments Incorporated



Hysterisis Adjust

The hysterisis voltage, $V_{HYS,}$ is the difference between the *ON* and *OFF* threshold values. The default value is 1 V and it can only be adjusted to a lower value.

CAUTION: Caution should be used when changing the hysterisis voltage to a lower value, as it could induce start-up oscillations.

Any change in the hysterisis voltage requires both R_{HYS} and R_{THD} resistors be in place. Adding R_{HYS} alone does not have the desired effect. The value for R_{HYS} must first be calculated using Equation 5, and then be used to determine a value for R_{THD} , using Equation 6.

$$R_{HYS} = \frac{26.1 \times V_{HYS}}{0.365 \times (1 - V_{HYS})} k\Omega$$
(5)

Threshold Adjust

Equation 6 determines the value of R_{THD} required to adjust V_{THD} to a new value. The default value is 7.5 V, and it may only be adjusted to a higher value. If the hysterisis value has been adjusted, then a value for R_{THD} must also be calculated. (This is irrespective of whether V_{THD} is being adjusted.) If there has been no adjustment for the hystersis voltage, the term $1/R_{HYS}$ in Equation 6, may be assigned the value, 0.

$$R_{THD} = \frac{39.2}{39.2[(1/R_{HYS} + 0.014)(V_{THD}/2.5 - 1) - 0.0027] - 1} k\Omega$$
(6)

Calculated Values

Table 7 shows a matrix of standard resistor values for R_{HYS} and R_{THD} , for different options of the on-threshold (V_{THD}) and hysterisis (V_{HYS}) voltages. For most applications, only the on-threshold voltage should need to be adjusted. In this case select only a value for R_{THD} from far right-hand column.

The hysterisis should only be adjusted if there is a specific requirement to independently adjust the off-threshold, separately from the on-threshold voltage. In this case, a value for both R_{HYS} and R_{THD} must be selected from Table 7. This is irrespective of whether the on-threshold voltage is being adjusted.

Table 7. Calculated Values of R_{HYS} and $R_{THD},$ for Various Values of V_{HYS} and V_{THD}

	V _{HYS}	0.5 V	0.6 V	0.7 V	0.8 V	0.9 V	1 V (default)
V _{THD}	R _{HYS}	71.5 kΩ	107 kΩ	165 kΩ	287 kΩ	649 kΩ	N/A
8 V		30.1 kΩ	43.2 kΩ	63.4 kΩ	97.6 kΩ	169 kΩ	402 kΩ
8.5 V		25.5 kΩ	36.5 kΩ	51.1 kΩ	73.2 kΩ	110 kΩ	187 kΩ
9 V		23.2 kΩ	30.9 kΩ	42.2 kΩ	57.6 kΩ	82.5 kΩ	124 kΩ
9.5 V		20 kΩ	27.4 kΩ	36.5 kΩ	48.7 kΩ	64.9 kΩ	90.9 kΩ
10 V	R _{THD}	18.2 kΩ	24.3 kΩ	31.6 kΩ	41.2 kΩ	54.9 kΩ	73.2 kΩ
10.5 V		16.2 kΩ	21.5 kΩ	28 kΩ	36.5 kΩ	46.4 kΩ	60.4 kΩ
11 V		15 kΩ	19.6 kΩ	25.5 kΩ	32.4 kΩ	41.2 kΩ	52.3 kΩ
11.5 V		14 kΩ	18.2 kΩ	23.2 kΩ	28 kΩ	36.5 kΩ	45.3 kΩ
12 V		12.7 kΩ	16.5 kΩ	21 kΩ	26.1 kΩ	32.4 kΩ	40.2 kΩ



FEATURES OF THE PTH/PTV FAMILY OF NONISOLATED POWER MODULES

Soft-Start Power Up

The Auto-Track feature allows the power-up of multiple PTH/PTV modules to be directly controlled from the Track pin. However in a stand-alone configuration, or when the Auto-Track feature is not being used, the Track pin should be directly connected to the input voltage, V_I (see Figure 19).




Figure 19. Soft-Start Power-Up Application Circuit

When the Track pin is connected to the input voltage the Auto-Track function is permanently disengaged. This allows the module to power up entirely under the control of its internal soft-start circuitry. When power up is under soft-start control, the output voltage rises to the set-point at a monotonic and quicker rate.

From the moment a valid input voltage is applied, the soft-start control introduces a short time delay (typically 8 ms-15 ms) before allowing the output voltage to rise.




Figure 20. Power-Up Waveform



The output then progressively rises to the module's setpoint voltage. Figure 20 shows the soft-start power-up characteristic of the PTV08T250W operating from a 12-V input bus and configured for a 3.3-V output. The waveforms were measured with a 20-A constant current load and the Auto-Track feature disabled. The initial rise in input current when the input voltage first starts to rise is the charge current drawn by the input capacitors. Power-up is complete within 25 ms.

Overcurrent Protection

For protection against load faults, all modules incorporate output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, a module periodically attempts to recover by initiating a soft-start power-up. This is described as a *hiccup* mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation.

Overtemperature Protection (OTP)

A thermal shutdown mechanism protects the module's internal circuitry against excessively high temperatures. A rise in the internal temperature may be the result of a drop in airflow, or a high ambient temperature. If the internal temperature exceeds the OTP threshold, the module's Inhibit control is internally pulled low. This turns the output off. The output voltage drops as the external output capacitors are discharged by the load circuit. The recovery is automatic, and begins with a soft-start power up. It occurs when the sensed temperature decreases by about 10°C below the trip point.

The overtemperature protection is a last resort mechanism to prevent thermal stress to the regulator. Operation at or close to the thermal shutdown temperature is not recommended and reduces the long-term reliability of the module. Always operate the regulator within the specified safe operating area (SOA) limits for the worst-case conditions of ambient temperature and airflow.

Remote Sense

Products with this feature incorporate one or two remote sense pins. Remote sensing improves the load regulation performance of the module by allowing it to compensate for any IR voltage drop between its output and the load. An IR drop is caused by the high output current flowing through the small amount of pin and trace resistance.

To use this feature simply connect the Sense pins to the corresponding output voltage node, close to the load circuit. If a sense pin is left open-circuit, an internal low-value resistor (15- Ω or less) connected between the pin and the output node, ensures the output remains in regulation.

With the sense pin connected, the difference between the voltage measured directly between the V_O and GND pins, and that measured at the Sense pins, is the amount of IR drop being compensated by the regulator. This should be limited to a maximum of 0.3 V.

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the remote sense connection they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.



Output On/Off Inhibit

For applications requiring output voltage on/off control, the PTV08T250W incorporates an output Inhibit control pin. The inhibit feature can be used wherever there is a requirement for the output voltage from the regulator to be turned off.

The power modules function normally when the Inhibit pin is left open-circuit, providing a regulated output whenever a valid source voltage is connected to V_1 with respect to GND.

Figure 21 shows the typical application of the inhibit function. Note the discrete transistor (Q1). The Inhibit input has its own internal pull-up to a potential of 5 V. The input is not compatible with TTL logic devices and should not be tied to V_I. An open-collector (or open-drain) discrete transistor is recommended for control.




Figure 21. On/Off Inhibit Control Circuit

Turning Q1 on applies a low voltage to the Inhibit control pin and disables the output of the module. If Q1 is then turned off, the module executes a soft-start power-up sequence. A regulated output voltage is produced within 25 ms. Figure 22 shows the typical rise in both the output voltage and input current, following the turn-off of Q1. The turn off of Q1 corresponds to the rise in the waveform, Q1 V_{DS} . The waveforms were measured with a 20-A constant current load.




Figure 22. Power-Up Response from Inhibit Control



Auto-Track™ Function

The Auto-Track function is unique to the PTH/PTV family, and is available with all POLA products. Auto-Track was designed to simplify the amount of circuitry required to make the output voltage from each module power up and power down in sequence. The sequencing of two or more supply voltages during power up is a common requirement for complex mixed-signal applications that use dual-voltage VLSI ICs such as the TMS320™ DSP family, microprocessors, and ASICs.

How Auto-Track™ Works

Auto-Track works by forcing the module output voltage to follow a voltage presented at the *Track* control pin ⁽¹⁾. This control range is limited to between 0 V and the module set-point voltage. Once the track-pin voltage is raised above the set-point voltage, the module output remains at its set-point ⁽²⁾. As an example, if the *Track* pin of a 2.5-V regulator is at 1 V, the regulated output is 1 V. If the voltage at the *Track* pin rises to 3 V, the regulated output does not go higher than 2.5 V.

When under Auto-Track control, the regulated output from the module follows the voltage at its *Track* pin on a volt-for-volt basis. By connecting the *Track* pin of a number of these modules together, the output voltages follow a common signal during power up and power down. The control signal can be an externally generated master ramp waveform, or the output voltage from another power supply circuit ⁽³⁾. For convenience, the *Track* input incorporates an internal RC-charge circuit. This operates off the module input voltage to produce a suitable rising waveform at power up.

Typical Application

The basic implementation of Auto-Track allows for simultaneous voltage sequencing of a number of Auto-Track compliant modules. Connecting the *Track* inputs of two or more modules forces their track input to follow the same collective RC-ramp waveform, and allows their power-up sequence to be coordinated from a common Track control signal. This can be an open-collector (or open-drain) device, such as a power-up reset voltage supervisor IC. See U3 in Figure 23.

To coordinate a power-up sequence, the Track control must first be pulled to ground potential. This should be done at or before input power is applied to the modules. The ground signal should be maintained for at least 20 ms after input power has been applied. This brief period gives the modules time to complete their internal soft-start initialization ⁽⁴⁾, enabling them to produce an output voltage. A low-cost supply voltage supervisor IC, that includes a built-in time delay, is an ideal component for automatically controlling the Track inputs at power up.

Figure 23 shows how the TL7712A supply voltage supervisor IC (U3) can be used to coordinate the sequenced power up of PTV08T250W modules. The output of the TL7712A supervisor becomes active above an input voltage of 3.6 V, enabling it to assert a ground signal to the common track control well before the input voltage has reached the module's undervoltage lockout threshold. The ground signal is maintained until approximately 28 ms after the input voltage has risen above U3's voltage threshold, which is 10.95 V. The 28-ms time period is controlled by the capacitor C3. The value of 2.2 µF provides sufficient time delay for the modules to complete their internal soft-start initialization. The output voltage of each module remains at zero until the track control voltage is allowed to rise. When U3 removes the ground signal, the track control voltage automatically rises. This causes the output voltage of each module to rise simultaneously with the other modules, until each reaches its respective set-point voltage.

Figure 24 shows the output voltage waveforms after input voltage is applied to the circuit. The waveforms, V_O1 and V_O2 , represent the output voltages from the two power modules, U1 (3.3 V) and U2 (1.8 V), respectively. V_{TRK} , V_O1 , and V_O2 are shown rising together to produce the desired simultaneous power-up characteristic.

The same circuit also provides a power-down sequence. When the input voltage falls below U3's voltage threshold, the ground signal is re-applied to the common track control. This pulls the track inputs to zero volts, forcing the output of each module to follow, as shown in Figure 25. Power down is normally complete before the input voltage has fallen below the modules' undervoltage lockout. This is an important constraint. Once the modules recognize that an input voltage is no longer present, their outputs can no longer follow the voltage applied at their track input. During a power-down sequence, the fall in the output voltage from the modules is limited by the Auto-Track slew rate capability.



Notes on Use of Auto-Track™

- 1. The *Track* pin voltage must be allowed to rise above the module set-point voltage before the module regulates at its adjusted set-point voltage.
- 2. The Auto-Track function tracks almost any voltage ramp during power up, and is compatible with ramp speeds of up to 1 V/ms.
- 3. The absolute maximum voltage that may be applied to the *Track* pin is the input voltage V_I.
- 4. The module cannot follow a voltage at its track control input until it has completed its soft-start initialization. This takes about 20 ms from the time that a valid voltage has been applied to its input. During this period, it is recommended that the *Track* pin be held at ground potential.
- 5. The Auto-Track function is disabled by connecting the *Track* pin to the input voltage (V_I). When Auto-Track is disabled, the output voltage rises at a quicker and more linear rate after input power has been applied.




Figure 23. Sequenced Power Up and Power Down Using Auto-Track






Figure 24. Simultaneous Power Up With Auto-Track Control




Figure 25. Simultaneous Power Down With Auto-Track Control

Prebias Startup Capability

A prebias startup condition occurs as a result of an external voltage being present at the output of a power module prior to its output becoming active. This often occurs in complex digital systems when current from another power source is backfed through a dual-supply logic component, such as an FPGA or ASIC. Another path might be via clamp diodes, sometimes used as part of a dual-supply power-up sequencing arrangement. A prebias can cause problems with power modules that incorporate synchronous rectifiers. This is because under most operating conditions, such modules can sink as well as source output current. PTH modules all incorporate synchronous rectifiers. Those that incorporate the prebias feature do not sink current during startup, or whenever the Inhibit pin is held low. Start up includes an initial delay (approximately 8–15 ms), followed by the rise of the output voltage under the control of the module's internal soft-start mechanism; see Figure 26.

Conditions for PreBias Holdoff

For the module to allow an output prebias voltage to exist (and not sink current), certain conditions must be maintained. The module holds off a prebias voltage when the Inhibit pin is held low, and whenever the output is allowed to rise under soft-start control. Power up under soft-start control occurs upon the removal of the ground signal to the Inhibit pin (with input voltage applied), or when input power is applied with Auto-Track disabled (see Figure 26). To further ensure that the regulator doesn't sink output current, (even with a ground signal applied to its Inhibit), the input voltage must always be greater than the applied prebias source. This condition must exist throughout the power-up sequence.

The soft-start period is complete when the output begins rising above the prebias voltage. Once it is complete the module functions as normal, and sinks current if a voltage higher than the nominal regulation value is applied to its output.

Note: If a prebias condition is not present, the soft-start period is complete when the output voltage has risen to either the set-point voltage, or the voltage applied at the module's Track control pin, whichever is lowest.

Demonstration Circuit

Figure 27 shows the startup waveforms for the demonstration circuit shown in Figure 28. The initial rise in V_O2 is the prebias voltage, which is passed from the VCCIO to the VCORE voltage rail through the ASIC. Note that the output current from the PTH12010L module (I_O2) is negligible until its output voltage rises above the applied pre-bias.






Figure 26. PTH08040W Startup




Figure 27. Prebias Startup Waveforms

Note

1. The prebias start-up feature is not compatible with Auto-Track. If the rise in the output is limited by the voltage applied to the Track control pin, the output sinks current during the period that the track control voltage is below that of the back-feeding source. For this reason, it is recommended that Auto-Track be disabled when not being used. This is accomplished by connecting the Track pin to the input voltage, V_I. This raises the Track pin voltage well above the set-point voltage prior to the module's start up, thereby defeating the Auto-Track feature.




Figure 28. Application Circuit Demonstrating Prebias Startup



PACKAGE OPTION ADDENDUM

5-Aug-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PTV08T250WAD	ACTIVE	SIP MODULE	EAN	21	21	RoHS Exempt & Green	SN	N / A for Pkg Type	-40 to 85		Samples
PTV08T250WAH	ACTIVE	SIP MODULE	EAN	21	21	RoHS Exempt & Green	SN	N / A for Pkg Type	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





5-Aug-2020



NOTES:

- A. All linear dimensions are in inches (mm).
- B. This drawing is subject to change without notice.
 C. 2 place decimals are ±0.030 (±0,76mm).
 D. 3 place decimals are ±0.010 (±0,25mm).

- E. Recommended keep out area for user components.
 F. Pins are 0.020" (0,51) x 0.025" (0,64).
 G. All pins: Material Copper Alloy
 Finish Tin (100%) over Nickel plate



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated